

2.6GHz Bidirectional I²C BUS Controlled Synthesiser

Supersedes version in April 1994 Consumer IC Handbook, HB3120 - 2.0

DS2384 - 4.4 May 1996

The SP5055 is a single chip frequency synthesiser designed for TV tuning systems. Control data is entered in the standard I²C BUS format. The device contains 4 addressable current limited outputs and 4 addressable Bi-Directional open collector ports one of which is a 3 bit ADC. The information on these ports can be read via the I²C BUS. The device has one fixed I²C BUS address and 3 programmable addresses, programmed by applying a specific input voltage to one of the current limited outputs. This enables 2 or more synthesisers to be used in a system.

FEATURES

- Complete 2.6GHz Single Chip System
- Programmable via I²C BUS
- Low power consumption (5V 65mA)
- Low Radiation
- Phase Lock Detector
- Varactor Drive Amp Disable
- 6 Controllable Outputs, 4 Bi-Directional
- 5 Level ADC
- Variable I²C BUS Address For Multi Tuner Applications
- Full ESD Protection*
 - * Normal ESD handling procedures should be observed.



Fig. 1 Pin connections - top view

APPLICATIONS

- Satellite TV
- High IF Cable Tuning Systems

ORDERING INFORMATION

SP5055S MP - (16 lead Miniature Plastic package)

ELECTRICAL CHARACTERISTICS

 $T_{amb} = -20^{\circ}$ C to $+80^{\circ}$ C, $V_{CC} = +4.7$ V to 5.3V. These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated. Reference frequency = 4MHz unless otherwise stated.

Characteristic	Din		Value		Unito	Conditions		
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions		
Supply current	12		65	80	mA	$V_{CC} = 5V$		
Prescaler input voltage	13, 14	50		300	mV _{RMS}	500MHz to 2.6GHz Sinewave		
Prescaler input voltage	13, 14	100		300	$\mathrm{mV}_{\mathrm{RMS}}$	120MHz, see Fig. 5		
Prescaler input impedance	13, 14		50					
Prescaler input capacitance			2		pF			
SDA, SCL								
Input high voltage	4, 5	3		5.5	V			
Input low voltage	4, 5	0		1.5	V			
Input high current	4, 5			10	μA	Input voltage = V _{CC}		
Input low current	4, 5			-10	μA	Input voltage = 0V		
Leakage current	4, 5			10	μΑ	When $V_{CC} = 0V$		
SDA								
Output voltage	4			0.4	V	I _{sink} = 3mA		
Charge pump current low	1		±50		μA	Byte 4, bit 2 = 0, pin 1 = 2V		
Charge pump current high	1		±170		μA	Byte 4, bit 2 = 1, pin 1 = 2V		
Charge pump output leakage current	1			±5	nA	Byte 4, bit 4 = 1, pin 1 = 2V		
Charge pump drive output current	16	500			μA	V _{pin 16} = 0.7V		
Charge pump amplifier gain			6400					
Recommended crystal series resistance		10		200				
Crystal oscillator drive level	2		80		mVp-p			
Crystal oscillator negative resistance	2	750						
Output Ports								
P0, P3 sink current	10, 11	0.7	1	1.5	mA	$V_{OUT} = 12V$		
P0, P3 leakage current	10, 11			10	μA	$V_{OUT} = 13.2V$		
P4-P7 sink current	9-6	10			mA	$V_{OUT} = 0.7V$		
P4-P7 leakage current	9-6			10	μΑ	V _{OUT} = 13·2V		
Input Ports								
P3 input current high	10			+10	μA	V _{pin 10} = 13.2V		
P3 input current low	10			-10	μA	$V_{pin 10} = 0V$		
P4,P5,P7 input voltage low	9,8,6			0.8	V			
P4,P5,P7 input voltage high	9,8,6	2.7			V			
P6 input current high	7			+10	μA	See Table 3 for ADC Levels		
P6 input current low	7			-10	μA			



Fig. 2 Block diagram

FUNCTIONAL DESCRIPTION

The SP5055 is programmed from an I²C BUS. Data and Clock are fed in on the SDA and SCL lines respectively as defined by the I²C BUS format. The synthesiser can either accept new data (write mode) or send data (read mode). The Tables in Fig. 3 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an I²C Bus system. Table 4 shows how the address is selected by applying a voltage to P3. The last bit of the address byte (R/W) sets the device into read mode if it is high and write mode if it is low. When the SP5055 receives a correct address byte it pulls the SDA line low during the acknowledge period and during following acknowledge periods after further data bytes are programmed. When the SP5055 is programmed into the read mode the controlling device accepting the data must pull down the SDA line during the following acknowledge period to read another status byte.

WRITE MODE (FREQUENCY SYNTHESIS)

When the device is in the write mode Bytes 2 + 3 select the synthesised frequency while bytes 4 + 5 select the output port states and charge pump information.

Once the correct address is received and acknowledged, the first Bit of the next Byte determines whether that byte is interpreted as byte 2 or 4, a logic 0 for frequency information and a logic 1 for charge pump and output port information. Additional data bytes can be entered without the need to re-address the device until an I^2C stop condition is recognised. This allows a smooth frequency sweep for fine tuning or AFC purposes.

If the transmission of data is stopped mid-byte (i.e., by another device on the bus) then the previously programmed byte is maintained.

Frequency data from bytes 2 and 3 is stored in a 15-bit shift register and is used to control the division ratio of the 15-bit programmable divider which is preceded by a divide-by-16 prescaler and amplifier to give excellent sensitivity at the local oscillator input; see Fig 5. The input impedance is shown in Fig 7. The programmed frequency can be calculated by multiplying the programmed division ratio by 16 times the comparison frequency F_{comp} .

When frequency data is entered, the phase comparator, via the charge pump and varactor drive amplifier, adjusts the local oscillator control voltage until the output of the programmable divider is frequency and phase locked to the comparison frequency.

The reference frequency may be generated by an external source capacitively coupled into pin 2 or provided by an onboard 4MHz crystal controlled oscillator.

Note that the comparison frequency is 7.8125kHz when a 4MHz reference is used.

Bit 2 of byte 4 of the programming data (CP) controls the current in the charge pump circuit, a logic 1 for ±170µA and a logic 0 for ±50µA, allowing compensation for the variable tuning slope of the tuner and also to enable fast channel changes over the full band. Bit 4 of byte 4 (T0) disables the charge pump if set to a logic 1. Bit 8 of byte 4 (OS) switches the charge pump drive amplifier's output off when it is set to a logic 1. Bit 3 of Byte 4 (T1) selects a test mode where the phase comparator inputs are available on P6 and P7, a logic 1 connects F_{comp} to P6 and F_{div} to P7.

Byte 5 programs the output ports P0 to P7; on a logic 0 for a high impedance output, logic 1 for low impedance (on).

READ MODE

When the device is in the read mode the status data read from the device on the SDA line takes the form shown in Table 2.

Bit 1 (POR) is the power-on reset indicator and is set to a logic 1 if the power supply to the device has dropped below 3V and the programmed information lost (e.g., when the device is initially turned on). The POR is set to 0 when the read sequence is terminated by a stop command. The outputs are all set to high impedance when the device is initially powered up. Bit 2 (FL) indicates whether the device is phase locked, a logic 1 is present if the device is locked and a logic 0 if the device is unlocked. Bits 3, 4 and 5 (I2,I1,I0) show the status of the I/O Ports P7, P5 and P4 respectively. A logic 0 indicates a low level and a logic 1 a high level. If the ports are to be used as inputs they should be programmed to a high impedance state (logic 1). These inputs will then respond to data complying with TTL type voltage levels. Bits 6, 7 and 8 (A2,A1,A0) combine to give the output of the 5 level ADC.

The 5 level ADC can be used to feed AFC information to the microprocessor from the IF section of the receiver, as illustrated in the typical application circuit.

APPLICATION

A typical Application is shown in Fig. 4. All input/output interface circuits are shown in Fig. 6.

Address			1	1	0	0	0	MA1	MA0	0	Α	Byte 1
Programmab	le divid	ler	0	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	Α	Byte 2
Programmab	le divid	ler	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	Α	Byte 3
Charge pump	and te	est bits	1	СР	T1	Т0	1	1	1	OS	Α	Byte 4
I/O port control bits		P7	P6	P5	P4	P3	Х	Х	P0	Α	Byte 5	
	7	Table 1	Write	data f	ormat	(MSB	trans	mittea	first)		-	
Address			1	1	0	0	0	MA1	MA0	1	Α	Byte 1
Status byte			POR	FL	12	11	10	A2	A1	A0	Α	Byte 2
CP T1 T0 OS P7, P6, F P3, P0 POR FL I2, I1, I0 A2, A1, <i>A</i> X	A 0		Test r Charg Varac Contro Powe Phase Digita 5 Leve Don't	node s le pun tor dri ol outp r On F e lock l inforr el ADC care	selection p disa ve Outout sta detection detection c data	able tput di tes ndicat flag from l	isable or Ports I	Switc P7, P5 ee Tab	and P le 3)			
A2 A1	+ +	Voltage			5			MA1				out to P3
1 0	1	0.6V _{CC} t			4			0	0		/ to 0∙:	
0 1		$0.45V_{CC}$ to $0.6V_{CC}$			_			0	1		ways	
		$0.3V_{CC}$ to $0.45V_{CC}$			-			1	0			0.7V _{CC}
0 1		0·15V _{CC}		3V _{CC}	_			1	1			13.2V
0 0		A 1 - A 4	5V		1			ia	JIE 4 A	Addres	ss sele	ection
0 0 0 0	0	0 to 0.1										

Fig. 3 Data formats

APPLICATION

A typical application is shown in Fig. 4. All input/output interface circuits are shown in Fig. 6.





Fig. 5 Typical input sensitivity